146 views
When verifying many FPGA/ASIC-based systems, it is necessary to simulate not only normal operation, but also operation under erroneous influences. Andrey Efimov (Bureau 1440) spoke about a method that allows generating deliberate errors in the UVM test and automatically evaluating the results. Slides can be found at https://engineer.yadro.com/fpga-syste...